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ABSTRACT
This research work presents a novel central processing unit-graphics processing unit (CPU-GPU) computing scheme for multiple object tracking 
during a surveillance operation. This facilitates nonlinear computational jobs to avail completion of computation in minimal processing time for 
tracking function. The work is divided into two essential objectives. First is to dynamically divide the processing operations into parallel units, and 
second is to reduce the communication between CPU-GPU processing units.
Keywords: Parallel computing, Visual surveillance, Graphics processing unit, Multi-core.
INTRODUCTION
The visual surveillance scenario usually involves a varied process 
such as environment modeling, motion detection and its estimation, 
classification of objects and its tracking in real time; but such jobs are 
hefty in nature for the present computing hardware devices. Thus, it 
requires the presence of advanced servers or heavily modified devices 
to accomplish such computational tasks [1,2]. There are various 
relevant extensive investigations have already been made toward 
the surveillance or tracking based applications [3-7]. Moreover, such 
techniques are majorly comprised pre-trained knowledge of the scenes, 
where the objects geometrical interpretation or motion behavior 
is predefined to the algorithms in a manner [8,9]. Recent years have 
witnessed the success of other robust techniques for detection and 
tracking of people. This allowed the interest to be focused over higher 
and rich understanding of the scene in terms of computations or pixel 
orientations which indeed is a large and daunting task and can only be 
achieved with high powered processing units. In particular, this is an 
active focal point when there are several multi-networked camera units 
are used for security system; where three-dimension interpretation of 
the environment is built with the help of parallel behavior of assembled 
multiple hardware devices.
In the past decade, there was high rise in the processing units from 
central processing units-graphics processing units (CPUs-GPUs) 
where more and more cache units are binded with the multi-core 
processors [10-13]. Such techniques are extensively being used for 
computer vision tasks and image processing by the researchers [14-21]. 
Moreover, GPUs have played a vital role in this context. Thus, the 
developers worldwide have picked GPUs as the load balancing device 
for programing their applications [22]. The current generation of 
GPUs has many core processors and can accomplish the sequential 
task in a minimal execution time at the get go itself. However, the 
parallel implementation of the bulky programs over the GPUs requires 
redesigning the algorithm; such that the threading and pipelining of 
the code can be accomplished for parallel data computations [23-27]. 
Therefore, in this study, we proposed an algorithm to accomplish the 
same effectively for multiple object tracking.
THE MODEL
A parallel execution of a computational program is divided into two 
phases such as parallelism phase, computation phase, and interaction 
phase between CPU and GPU operations. The operations for object 
recognition and tracking algorithm are achieved through cited 
literature [28-30]. Thus, the total execution time (ET) for the execution of 
a program parallely over CPU-GPU can be represented mathematically 
in form of the following equation as:
ET=EP+ECo+EC
E = c + j log n t + n. .t + t (n)T f c c2( ) θ
Where, EP is the execution time for the division of task in paralleling 
sequence, ECo is the execution time for the communication between CPU-
GPU, EC is the computational time over the processors. Furthermore, c 
is the number of cycles, n is the number of processors, tf is the average 
time to execute a flop by the processor, tc is the time for the load 
balancing of the CPU-GPU communication for the division and fetching 
of jobs, θ represents communication to communication ratio (from CPU 
to GPU), and tc is the time taken for the computational operation over a 
GPU processor [31,32].
Now, that we need to reduce the time taken for the parallelism of the jobs 
and communication overheads for the CPU-GPU processing. Therefore, 
the objectives are respectively divided into two parts such as:
Fig. 1: Workflow operation of the proposed graphics processing 
unit schemes
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1. Synchronously parallel bulk sequencing of computational jobs.
2. Grid-wise reduction of computation to communication ratio (Fig. 1).
Since parallelization of the jobs is differed by the architecture of the 
system, thus a lot of libraries had been already built upon it. However, 
to reduce the complexity of GPU based parallelizing process, we 
outlined our work upon the novel fussing of page ranking method for 
the effective memory utilization to parallelize the number of processing 
jobs. This algorithm replaces the recursive rounds of input/output with 
one step. This is summed in the following algorithm.
Algorithm: Synchronously parallel bulk sequencing algorithm
Input: N number of algorithm or parts of algorithm to be executed 
(vertex and edge), n number of processors, l = cost of synchronization, 
g = bandwidth.
Output: Scc super step which consists of communication step between 
CPU-GPU, computation steps of parallelizing and the synchronization 
step.












































Where, V and E are the vertex and edge of the graph of the memory page, 
w is the local computation in process. In addition, the c is the number 
of iteration in computation and c’ in the number of communication 
overheads.















Step 4: End process.
This reduces the variant of the memory page and maps the parallelization 
of computational jobs in one go. In addition, it emulates the optimized 
mapping of programing model over GPU framework. The other methods 
usually have one component per vertex, but the proposed algorithm 
uses the single balancing equation for parallelization depending on the 
allowable bandwidth in synchronous with the computational workload 
that to one iteration based on the page rank equations. This reduces the 
memory mapping and thus prioritizes the jobs based on page ranking. 
Irrespective of the shuffling the algorithm eschews the hashing table 
for effective memory utilization with respect to the amount of the jobs 
required for balancing the workload (Fig. 2).
CONCLUSION
Fig. 3 shows in this study, we have successful showed the effectiveness of 
the current synchronously parallel bulk sequencing algorithm to reduce 
the time of operation for the input and the output cycles. This is a new 
affective approach for the others jobs to collaborate and algorithms for 
parallel job divisions, while the available GPU devices are ensured to 
avoid keeping the devices unnecessarily idle or wait for the another 
job to complete its execution as the parallelization and allocation of the 
memory is dynamic in nature with the proposed algorithm which suits 
it in a many-core processing environment. The result will allow other 
multi-camera based computer operations to be addressed in the future.
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